Memory Management


Segmentation with Paging: The Intel x86 (2)



tải về 1.77 Mb.
trang9/9
Chuyển đổi dữ liệu10.05.2023
Kích1.77 Mb.
#54663
1   2   3   4   5   6   7   8   9
Chapter03-Memory Management
Lab1 SE171918

Segmentation with Paging: The Intel x86 (2)

  • Figure 3-39. x86 code segment descriptor. Data segments differ slightly.
  • Tanenbaum & Bos, Modern Operating Systems: 4th ed., Global Edition (c) 2015 Pearson Education Limited. All rights reserved.

Segmentation with Paging: The Intel x86 (3)

  • Figure 3-40. Conversion of a (selector, offset) pair to a linear address.
  • Tanenbaum & Bos, Modern Operating Systems: 4th ed., Global Edition (c) 2015 Pearson Education Limited. All rights reserved.

Segmentation with Paging: The Intel x86 (4)

  • Figure 3-41. Mapping of a linear address onto a physical address.
  • Tanenbaum & Bos, Modern Operating Systems: 4th ed., Global Edition (c) 2015 Pearson Education Limited. All rights reserved.

End

  • Chapter 3
  • Tanenbaum & Bos, Modern Operating Systems: 4th ed., Global Edition (c) 2015 Pearson Education Limited. All rights reserved.

tải về 1.77 Mb.

Chia sẻ với bạn bè của bạn:
1   2   3   4   5   6   7   8   9




Cơ sở dữ liệu được bảo vệ bởi bản quyền ©hocday.com 2024
được sử dụng cho việc quản lý

    Quê hương